m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/simulation/modelsim
vpll
Z1 !s110 1616497468
!i10b 1
!s100 jULg@FW0Lf26m5Ojgo:Qm1
I:NPCRFzF^:6MfKz4daMV83
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1616157824
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/pll.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/pll.v
Z3 L0 39
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1616497468.000000
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/pll.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore
Z7 tCvgOpt 0
vpll_altpll
Z8 !s110 1616497469
!i10b 1
!s100 ]NF29<TFZX7LDa<Y_H:1[0
I3<ic<P3TnT_1eCK<JM2K33
R2
R0
w1616160874
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db/pll_altpll.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db/pll_altpll.v
L0 30
R4
r1
!s85 0
31
Z9 !s108 1616497469.000000
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db/pll_altpll.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/db
R7
vread_rom
R1
!i10b 1
!s100 bKY8?gQK73coMh9a7>KId1
I]0l>Un6Po=G<b0S]BGGX<1
R2
R0
w1616424642
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/read_rom.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/read_rom.v
L0 1
R4
r1
!s85 0
31
R5
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/read_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/read_rom.v|
!i113 1
R6
Z10 !s92 -vlog01compat -work work +incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src
R7
vrom
R1
!i10b 1
!s100 k1Az:8[<]d5DfYdRF7zzE0
I^YDQLV:Xf1CD7ZM_ZPD>A3
R2
R0
w1616417549
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom/rom.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom/rom.v
R3
R4
r1
!s85 0
31
R5
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom/rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom/rom.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/ipcore/rom
R7
vtb
R8
!i10b 1
!s100 jMdYV@@`jQVPV^U;gaI0?3
I@>:c1zZIb:ITaXJH69Mfb0
R2
R0
w1616497300
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src/tb.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src/tb.v
L0 3
R4
r1
!s85 0
31
R9
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/prj/../src
R7
vVGA_bmp
R1
!i10b 1
!s100 :E7[^>`M<HQKWlhoU0D?I2
IbLM=oM7VKnnNE?mMUD5XO2
R2
R0
w1616497299
8E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/VGA_bmp.v
FE:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/VGA_bmp.v
L0 1
R4
r1
!s85 0
31
R5
!s107 E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/VGA_bmp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src|E:/course/1zhishiku_files/FPGA_VGA_5/vga_bmp/src/VGA_bmp.v|
!i113 1
R6
R10
R7
n@v@g@a_bmp
