module top_module (
    input clk,
    input reset,
    output reg [9:0] q
);

    always @ (posedge clk)
        if(reset)
            q <= 0;
    else
        begin
            if(q == 999)
                q <= 0;
            else
                q <= q + 1;
        end
endmodule