module top_module (
    input clk,
    input a,
    output reg [3:0] q 
);
    
    always @ (posedge clk)
        if(a)
            q <= 4;
    else
        if(q == 6)
            q <= 0;
        else q <= q + 1;
    
endmodule