TDP_RAM_INSTR.v,verilog,xil_defaultlib,../../../../FII_RISCV_V2.01.srcs/sources_1/ip/TDP_RAM_INSTR/sim/TDP_RAM_INSTR.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
